Coprocessor - a Standalone SAT Preprocessor
نویسنده
چکیده
In this work a stand-alone preprocessor for SAT is presented that is able to perform most of the known preprocessing techniques. Preprocessing a formula in SAT is important for performance since redundancy can be removed. The preprocessor is part of the SAT solver riss [9] and is called Coprocessor. Not only riss, but also MiniSat 2.2 [11] benefit from it, because the SatELite preprocessor of MiniSat does not implement recent techniques. By using more advanced techniques, Coprocessor is able to reduce the redundancy in a formula further and improves the overall solving performance.
منابع مشابه
Solver Description of riss 2 . 0 and priss 2 . 0
The SAT solver RISS 2.0 and its concurrent parallelization PRISS 2.0 are described in the configuration they have been submitted to the SAT Challenge 2012. I. THE SEQUENTIAL SAT SOLVER RISS 2.0 Based on the CDCL procedure, this solver has been implemented as a module based system. The routines for the decision procedure, the learned clause management, unit propagation, preprocessor and the even...
متن کاملSolver Description of RISS 2 . 0 and PRISS 2 . 0 Norbert Manthey
The SAT solver RISS 2.0 and its concurrent parallelization PRISS 2.0 are described in the configuration they have been submitted to the SAT Challenge 2012. I. THE SEQUENTIAL SAT SOLVER RISS 2.0 Based on the CDCL procedure, this solver has been implemented as a module based system. The routines for the decision procedure, the learned clause management, unit propagation, preprocessor and the even...
متن کاملA Hardware Implementation of a Binary Neural Image Processor
This paper presents the work that has resulted in the SAT processor; a dedicated hardware implementation of a binary neural image processor. The SAT processor is aimed speciically at supporting the ADAM algorithm and is currently being integrated into a new version of the C-NNAP parallel image processor. The SAT processor performs binary matrix multiplications, a task that is computation-ally c...
متن کاملC-NNAP - A Parallel Processing Architecture for Binary Neural Networks
This paper describes the C-NNAP machine, a MIMD implementation of an array of ADAM binary neural networks, primarily designed for image processing. C-NNAP comprises an array of VME cards each containing a DSP, SCSI controller and a new design of the SAT peripheral processor. The SAT processor is a dedicated hardware implementation that performs binary neural network computations. The SAT proces...
متن کاملC-NNAP: An Architecture for the Parallel Processing of Binary Neural Networks
This paper describes the C-NNAP machine, a MIMD implementation of an array of ADAM binary neural networks, primarily designed for image processing. C-NNAP comprises an array of VME cards each containing a DSP, SCSI controller and the SAT peripheral processor. The SAT processor is a dedicated hardware implementation that performs binary neural network computations. The SAT processor yields a spe...
متن کامل